

jc598 U.S. PTO
01/14/00

1/18/00

A

ROSSI & ASSOCIATES
P.O. Box 826
Ashburn, Virginia 20146-0826
Telephone: (703) 904-4332

Attorney Docket No.: APTI:027

Date: January 14, 2000

jc511 U.S. PTO
09/484376
01/14/00

Certificate of Express Mailing

I hereby certify that this paper is being deposited with the United States Postal Service for delivery via Express Mail Service in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231 on:

Date: January 14, 2000

Express Mail Label No. - EJ466098765US

By: Marc A. Rossi
Marc A. Rossi

ASSISTANT COMMISSIONER FOR PATENTS
Washington, D.C. 20231

Sir:

Transmitted herewith for filing is the patent application of

Inventor(s): Oved ZUCKER

For: ISOLATED CONTROL APPARATUS INCORPORATING LIGHT
CONTROLLED POWER SEMICONDUCTORS


Enclosed are:

- ☒ [X] FOUR (4) sheets of informal drawings, Figures 1-8.
- ☐ [] An Assignment of the invention to _____.
- ☐ [] A Declaration and Power of Attorney.
- ☐ [] A verified statement to establish small entity status under 37 CFR 1.9 and 37 CFR 1.27.
- ☐ [] A Preliminary Amendment is enclosed.
- ☐ [] An Information Disclosure Statement.

	Number Filed	Number Extra	Rate	Basic Fee	\$690.00
Total					
Claims	19 - 20 = 0	x	\$ 18.00 =	\$	0.00
Independent					
Claims	1 - 3 = 0	x	\$ 78.00 =		0.00
Multiple Dependent Claim(s) (if applicable)		+	\$260.00 =		
		Total		\$	690.00
Reduction by 1/2 for filing Small Entity					0.00
Assignment recordation fee		\$ 40.00 =		\$	0.00
TOTAL FILING FEE				\$	690.00

Our Check No. _____ in the amount of the total filing fee is enclosed. However, if the check is missing or insufficient, the Commissioner is authorized to charge any additional fees which may be required, or credit any overpayment, to our Deposit Account No. 18-2056.

The Commissioner is hereby authorized to charge payment of the following fees during the pendency of this application or credit any overpayment to our Deposit Account No. 18-2056: any patent application processing fees under 37 CFR 1.17; and any filing fees under 37 CFR 1.16 for presentation of extra claims.


 Marc A. Rossi
 Registration No. 31,923

ISOLATED CONTROL APPARATUS INCORPORATING LIGHT CONTROLLED POWER SEMICONDUCTORS

Field of the Invention

5 The invention relates in general to control of power semiconductor devices. More specifically, the invention relates to an apparatus for controlling power semiconductor devices wherein optical isolation is provided between a benign environment containing control processing circuitry and a harsh environment containing the power semiconductor devices and a driven load.

10

Background of the Invention

It is desirable in many control applications to remove sensitive electronics from a harsh environment in which a power semiconductor and a driven load are located. Power semiconductors, for example, are used to control heavy machinery motors, robotics, flight
15 actuators and other devices that are usually located in harsh environments having high temperatures, radiation and vibration. While existing power semiconductors (Thyristors, GTO's, IGBT's, etc.) can tolerate temperatures in excess of 100 °C, information processing electronics, such as microprocessors, require a more benign temperature environment in order to properly operate. It is therefore necessary to provide isolation
20 between the harsh environment of the power semiconductors and the benign environment required by the information processing electronics.

One particular application in requiring isolation is in the field of flight controls. Efforts have been made to replace conventional hydraulic control systems with electronic control systems such that electronic commands are sent to actuators through wire connections. These so called "Fly-By-Wire" (FBW) systems provide many advantages over
5 conventional hydraulic control systems, including substantial reductions in vehicle weight and complexity, but can still be susceptible to problems associated with electro magnetic interference (EMI). Accordingly, shielding techniques must be employed to prevent spurious EMI signals, sometimes generated by the control system itself, from causing disruptions in flight control operations.

10 A Fly-By-Light (FBL) concept proposes a flight vehicle in which the performance of all-sensing and flight control actuation is performed with a DC power distribution system and an optical network to carry all-sensing and control information to and from a centrally located Vehicle Management System (VMS) computer. Such a system would not only be immune to EMI, but would not generate significant EMI itself. In addition, beyond the EMI
15 benefits, substantial weight, volume and cost savings, and enhanced reliability and safety could be realized.

The major technological hurdles in implementation of a FBL system are concentrated at the terminal points of the optical system. The outgoing information carrying optical signal needs to control a function, but most of the control functions involve substantial electrical
20 power, be it the control of a motor, a valve or the control and conditioning of the power itself to, or in electronic systems such as radar or weapons systems. These functions are

conventionally performed with power semiconductors that operation in tens of kW power levels. The mere triggering of these devices, however, requires hundreds of Watts.

The general concept of optical isolation is well known, but present optical communication systems transmit power at milli-watts levels. Thus, the transition from the optical world to the electrical world is fundamentally mismatched and is performed in circuitous fashion resulting in expensive and inherently sensitive hardware, namely, optical control of semiconductors is conventional performed only indirectly through an optical to electrical interface which then controls the power semiconductor. Thus, conventional optical communication systems still require low power sensitive components to be present in the harsh environment in order to convert the weak optical signal into an electrical signal strong enough to trigger the power semiconductors. Accordingly, it is an object of the invention to provide a system for optical isolation that includes direct optical control of electrical power semiconductors.

Summary of the Invention

A system for direct optical control of electronic power semiconductors includes an optical triggering circuit at a first location, wherein said optical triggering circuit generates an optical trigger signal, a power circuit located at a second location remote from the first location, wherein said power circuit includes a photoconductor that is responsive to the optical trigger signal generated by the optical triggering circuit, and an optical cable coupling the optical triggering circuit to the power circuit. In operation, the power circuit is directly driven by the transmission of the optical trigger signal from the optical triggering circuit to the power circuit via the optical cable.

A control processor is generally coupled to the optical triggering circuit, wherein the optical triggering circuit is responsive to receipt of a command signal from the control processor to generate the optical trigger signal. Similarly, the power circuit is used to drive a load such as a DC motor or other device.

5 In a preferred embodiment, the power circuit includes at least one leg including a pair of transistors, each transistor including a base coupled in series to a photoconductor, wherein activation of the photoconductor turns on the transistor. A shunt photoconductor is also preferably coupled to the base of each transistor, wherein activation of the shunt photoconductor turns off the transistor.

10 A conventional diode with a modified electrode structure can be utilized for the photoconductor. In a preferred embodiment, the modified electrode structure includes a plurality of strips formed on a surface of the photoconductive diode. The strips can be made to intersect to form a grid pattern if desired. In a further embodiment, a photoconductively controlled channel transistor is employed as the photoconductor.

15 Other modifications, variations and advantages will become apparent to those of ordinary skill in the art from the following detailed description of the preferred embodiments of the invention and the accompanying drawings.

Brief Description of the Drawings

20 The invention will now be described with reference to certain preferred embodiments thereof and the accompanying drawings, wherein:

Fig. 1 is a schematic block diagram of a conventional motor control architecture;

Fig. 2 is a schematic block diagram of the conventional motor control architecture illustrated in Fig. 1 incorporated in a FBL architecture;

Fig. 3 is a FBL architecture in accordance with the present invention;

Fig. 4 is a schematic diagram illustrating one leg of a circuit utilized in the power
5 stage circuit of the architecture illustrated in Fig. 3;

Fig. 5 is a table illustrating laser energy requirements for photoconductive structures;

Fig. 6 illustrates a modified electrode structure provided on a surface of a conventional diode;

10 Fig. 7 illustrates a conventional MOS structure; and

Fig. 8 illustrates a photoconductively controlled channel transistor.

Detailed Description of the Preferred Embodiments

A typical flight control motor circuit block diagram is illustrated in Fig. 1. A Motor
15 Control Unit (MCU) 10 establishes the servo loop closure and drive logic for motor current commutation and full four-quadrant control. The Motor Control Unit (MCU) 10 is coupled by a conventional opto-isolator 12 to a trigger circuit 14. The trigger circuit 14 is in turn coupled to a power stage drive circuit 16 used to drive a DC motor 18. In operation, the MCU 10 transmits an electrical command signal to the opto-isolator 12, which converts the
20 electrical command signal into a low power optical signal that is supplied to the trigger circuit 14. The trigger circuit 14 converts the low power optical signal received from the opto-isolator 12 into an electrical signal which then triggers the power stage drive circuit 16 to control the operation of the motor 18. In this architecture, the use of the opto-isolator 12

protects the MCU 10 from the high voltage associated with the trigger circuit 14 and power stage drive circuit 16.

Fig. 2 illustrates the implementation of the conventional motor control architecture in a FBL architecture. A VMS 20 computer generates position commands for flight control actuators based on various inputs (pilot, navigation, etc.) and sensor information. The position commands are fed to the MCU 10 via an optical data bus that includes an electrical/optical (E/O) interface transmitter 22, a fiber optic cable 24 and an E/O interface receiver 26. The E/O interface receiver 26 is coupled to processing circuitry 28 that converts the signal received from the E/O interface receiver 26 into a digital position command for the MCU 10. From this point on, the control flow mimics that shown in Fig. 1 with the optoisolator 12, trigger circuit 14 and power stage 16 provided before the motor 18. In the illustrated architecture, the VMA 20 and E/O interface transmitter 22 remain in a relatively benign environment (for example the cockpit of the aircraft), however, the processing circuitry 28, MCU 10 and trigger circuit 14 must be provided in a harsh environment (for example in the wing structure where a flight control motor is located) that includes the power stage 16 and motor 18 and therefore remain susceptible to EMI. In this architecture, the low power signal generated by the E/O interface transmitter 22 is insufficient to effectively drive the power stage 16.

Referring now to Fig. 3, an isolation architecture in accordance with the present invention is shown in which a VMS 30 is coupled to a local MCU 32 that is coupled to an optical trigger circuit 34, wherein each of these components is located within a relatively benign environment. An optical fiber cable 36 is provided to couple the optical trigger circuit 34 to a power stage drive circuit 36 which is used to control DC motor 38. In this

architecture, the only components within the harsh environment are the power stage 36 and the motor 38. The optical trigger circuit 34 operates a trigger power level that is sufficient to directly trigger the power stage 36.

A single leg of a preferred photoconductively controlled power stage circuit 40 to be utilized in the power stage 36 is illustrated in Fig. 4. While only a single leg is shown for purposes of simplification, it will be understood that the illustrated architecture can be readily incorporated into a mult-leg H-bridge motor circuit or equivalent drive circuit. As shown in Fig. 4, IGBT's 42 have their gates coupled in series to high power photoconductors 44 which, when directly activated by a light signal, charge the gates to 15V in order to turn on the IGBT's 42, and shunt photoconductors 46 are provided which, when directly activated by a light signal, drain the gate charge to turn the IGBT's off.

The IGBT gates can be viewed as 50nF capacitors that are charged to 15V to turn the IGBT on and then discharged to ~0v to turn the IGBT off. To turn the device on in 50ns requires a current of $\sim CV/t=20A$ for ~50ns. As Fig. 4 shows, the preferred architecture does away with a conventional trigger power supply by charging a capacitor 48 to the full 270V of the DC source 50. This is a charge conserving circuit, which upon activation of the photoconductors 44 settles to the 15V level required by the IGBTs to turn on. The photoconductors are back-biased Silicon junctions. The charge needed to affect activation can be as low as a few nano Joules (nJ) with a Thyristor configured photoconductor and around a μJ with a back-biased diode (single junction) photoconductor. Parameter values for the two photoconductor variants are given in the table illustrated in Fig. 5.

From Fig. 5, it can be seen that the laser energy required is between a nJ and a μ J, depending on the type (*on* vs. *off*) and whether a thyristor or diode configuration photoconductor is utilized. The thyristor configuration is more economical because it latches on, and turns off only when the current stops flowing. With the load being the gate capacitance the current naturally stops as soon as the voltage on both sides equalize giving the SCR ample time to revert to the off position without affecting the gate voltage. The diode configuration will limit the charge transfer to that created by the photon absorption and provide great flexibility but at greater cost in light. While each has its advantages, the average power is under a Watt in all cases, with the peak power limited to a maximum of 27W for the diode on function. A typical pulsed laser diode of the PGA series manufactured by EG&G Canada, is in the 100W peak range which is ample for the task. Accordingly, these laser diodes and their drivers are suitable for use as the optical triggering circuit 34, which is situated on the VMS side of the optical fiber cable 36, where they will not be subjected to the harsh environment.

There are a number of devices that can be implemented for use as the photoconductors 44, 46. As explained above, it will be necessary for the photoconductors 44, 46 to carry relatively high current densities. It has been found that a conventional diode can be modified to achieve the operational performance required of the system architecture described above, namely, a C30808E diode manufactured by EG&G Canada can be modified to carry 20 to 100 A for about 50 ns, in response to flooding the modified device with light from a 50W PGA type laser diode for about 50 ns, by the application of a modified electrode structure to the conventional diode. As shown in Fig. 6, the modified electrode structure 52 includes a plurality of gold electrode strips provided on

the surface of the diode, with each strip having a width of about $10\text{ }\mu\text{m}$ and a thickness of between $0.25\text{-}1.0\text{ }\mu\text{m}$. The strips are separated by gaps have a width of about $40\text{ }\mu\text{m}$.

The addition of the electrode strips allows for increased current densities with only a small voltage drop. The modified electrode structure is not limited to strips, but may also

5 include a grid pattern of intersecting strips.

An alternative to modification of a conventional low current density diode as described above is the use of a photoconductively controlled channel transistor (PCCT).

A power semiconductor can be turned off either by stopping the injection through shorting as in an MCT or diversion as in a GTO or through the control of the base current

10 as in a transistor. The MCT uses a MOS structure to short the injecting junction and the IGBT uses a MOS structure to control the base current in a transistor in the Darlington configuration. A fundamental distinction is the amount of current the MOS needs to carry. In the MCT, the MOS carries the full current for the turnoff duration. In the IGBT, the MOS carries a fraction of the current for the full on duration. The current capability
15 of the MOS device is substantially lower than that of a bipolar device, which results in a substantial allocation of device real-estate to the MOS control region. The limitation of a MOS channel to carry current results from the fundamental limit of the gate oxide to hold voltage and limits the product of the channel thickness (d) and its carrier concentration (n) to 1μ at 10^{16} , which in turn limits the current to 0.4 A/cm even at drift velocities as
20 high as 10^6 cm/s (See Fig. 7). The later is a material limit which peaks at a carrier concentration of 10^{16} with a channel depth of 1μ .

A channel created with photos has no such limitation, it can be both deeper and of higher carrier concentration. The same channel created by the absorption of light can

have a higher carrier concentration and greater depth resulting in 1 to 2 orders higher $n \cdot d$ product. In turn, it provides a lower drop and greater utilization of real estate. The photoconductively controlled channel transistor (PCCT) 54 illustrated in Fig. 8, for example, allows the light created in the channel to act as a phototransistor, where the

5 light required to maintain the on state is reduced by the Darlington configuration β_1 and the phototransistor β_2 . The larger channel and higher carrier concentration allows the channel to carry higher current, which results in higher power capability for a given device real estate. Thus, the device will exhibit higher speed, power and lower on resistance than a conventional IGBT.

10 The invention has been described with reference to certain preferred embodiments thereof. It will be understood, however, that modifications and variations are possible within the scope of the appended claims. For example, the preferred embodiment was illustrated with reference to flight control systems. The invention, however, is not limited to this application, but instead, can be utilized in any situation in which sensitive control

15 circuitry must be isolated from less sensitive power circuitry located in a harsh environment.

WHAT IS CLAIMED IS:

1. An apparatus comprising:
an optical triggering circuit at a first location, wherein said optical triggering circuit generates an optical trigger signal;
5 a power circuit located at a second location remote from the first location, wherein said power circuit includes a photoconductor that is responsive to the optical trigger signal generated by the optical triggering circuit; and
an optical cable coupling the optical triggering circuit to the power circuit;
wherein the power circuit is directly driven by the transmission of the optical
10 trigger signal from the optical triggering circuit to the power circuit via the optical cable.
2. An apparatus as claimed in claim 1, further comprising a control processor coupled to the optical triggering circuit, wherein the optical triggering circuit is responsive to receipt of a command signal from the control processor to generate the
15 optical trigger signal.
3. An apparatus as claimed in claim 1, further comprising a DC motor coupled to an output of the power circuit.
- 20 4. An apparatus as claimed in claim 1, wherein the power circuit includes at least one leg including a pair of transistors, each transistor including a base coupled in series to a photoconductor, wherein activation of the photoconductor turns on the transistor.

5. An apparatus as claimed in claim 4, further comprising a shunt photoconductor coupled to the base of each transistor, wherein activation of the shunt photoconductor turns off the transistor.

5 6. An apparatus as claimed in claim 4, wherein the photoconductor comprises a photoconductive diode including a modified electrode structure.

7. An apparatus as claimed in claim 6, wherein the modified electrode structure includes a plurality of strips formed on a surface of the photoconductive diode.

10

8. An apparatus as claimed in claim 7, wherein the strips have a width of about 10 μm .

9. An apparatus as claimed in claim 7, wherein the strips have a thickness of
15 between 0.25-1.0 μm .

10. An apparatus as claimed in claim 9, wherein the strips are separated by gaps having a width of about 40 μm .

20 11. An apparatus as claimed in claim 5, wherein the shunt photoconductor comprises a photoconductive diode including a modified electrode structure.

12. An apparatus as claimed in claim 11, wherein the modified electrode structure includes a plurality of strips formed on a surface of the photoconductive diode.

13. An apparatus as claimed in claim 12, wherein the strips have a width of
5 about 10 μm .

14. An apparatus as claimed in claim 12, wherein the strips have a thickness of between 0.25-1.0 μm .

10 15. An apparatus as claimed in claim 14, wherein the strips are separated by gaps having a width of about 40 μm .

16. An apparatus as claimed in claim 4, wherein the photoconductor comprises a photoconductively controlled channel transistor.

15

17. An apparatus as claimed in claim 5, wherein the shunt photoconductor comprises a photoconductively controlled channel transistor.

18. An apparatus as claimed in claim 1, wherein the optical triggering circuit
20 utilizes a laser diode to generate the optical triggering circuit.

19. An apparatus as claimed in claim 4, wherein the photoconductor can carry a
a of at least 20 A for 50 ns.

Abstract

A system for direct optical control of electronic power semiconductors includes an optical triggering circuit at a first location, wherein said optical triggering circuit generates an optical trigger signal, a power circuit located at a second location remote
5 from the first location, wherein said power circuit includes a photoconductor that is responsive to the optical trigger signal generated by the optical triggering circuit, and an optical cable coupling the optical triggering circuit to the power circuit. In operation, the power circuit is directly driven by the transmission of the optical trigger signal from the optical triggering circuit to the power circuit via the optical cable.




FIG. 1




FIG. 2




FIG. 3




Fig. 4

LASER ENERGY AND POWER REQUIREMENTS		PHOTOCONDUCTOR STRUCTURE			
		DIODE		THYRISTOR	
		ON	OFF	ON	OFF
LASER PULSE ENERGY (μ J)		1.37	1.05	.0145	.009
LASER POWER	PEAK (w)	27.4	3.3	.291	.003
	AVERAGE (mw) @100kHz	137	100	1.45	.091

Fig. 5

EG&G C30808E





FIG. 6



$$n d = \epsilon_{ox} \cdot (E_{ox}) / e \approx 10^{16} \cdot 10^{-4}$$

$$@E=1.5\text{MV/cm, } \epsilon_{ox}=2$$

$$\frac{I}{cm/s} = Jd = 0.3\text{A/cm} @ V_d = 10^6$$

FIG. 7




FIG. 8